

**Fig. 2 Architecture For A Tamperproof Computer System**

09519187 " 030600





Fig. 3 Processor Board With De-Encryption Within A

Multi-Chip Modul

00542487 000000



**Fig. 4 Processor Board With Multiple De-Encryption  
D vice Within A Multi-Chip Modul**

[illegible]




Fig. 5 Processor Board With In-line Real-time De-Encryption

Within A Multi-Chip Modul

03549487 030600